Operating Modes: Normal, Network, and On-Demand
If CRB[FSL0] is set, RX and TX have different frame sync lengths. CRB[FSL0] is
ignored when CRB[SYN] is set.
7.4.6 Word Length Frame Sync and Data Word Timing
The CRB[FSR] bit controls the relative timing of the word length frame sync relative to the data
word timing.
When CRB[FSR] is cleared, the word length frame sync is generated (or expected) with
the first bit of the data word.
When CRB[FSR] is set, the word length frame sync is generated (or expected) with the
last bit of the previous word.
CRB[FSR] is ignored when a bit length frame sync is selected.
7.4.7 Frame Sync Polarity
The CRB[FSP] bit controls the polarity of the frame sync.
When CRB[FSP] is cleared, the polarity of the frame sync is positive; that is, the frame
sync signal is asserted high. The ESSI synchronizes on the leading edge of the frame sync
signal.
When CRB[FSP] is set, the polarity of the frame sync is negative; that is, the frame sync is
asserted low. The ESSI synchronizes on the trailing edge of the frame sync signal.
The ESSI receiver looks for a receive frame sync edge (leading edge if CRB[FSP] is cleared,
trailing edge if FSP is set) only when the previous frame is completed. If the frame sync is
asserted before the frame is completed (or before the last bit of the frame is received in the case
of a bit frame sync or a word-length frame sync with CRB[FSR] set), the current frame sync is
not recognized, and the receiver is internally disabled until the next frame sync.
Frames do not have to be adjacent; that is, a new frame sync does not have to follow the previous
frame immediately. Gaps of arbitrary periods can occur between frames. All the enabled
transmitters are tri-stated during these gaps.
7.4.8 Byte Format (LSB/MSB) for the Transmitter
Some devices, such as CODECs, require a MSB-first data format. Other devices, such as those
that use the AES–EBU digital audio format, require the LSB first. To be compatible with all
formats, the shift registers in the ESSI are bidirectional. You select either MSB or LSB by
programming CRB[SHFD].
If CRB[SHFD] is cleared, data is shifted into the receive shift register MSB first and
shifted out of the transmit shift register MSB first.
If CRB[SHFD] is set, data is shifted into the receive shift register LSB first and shifted out
of the transmit shift register LSB first.
DSP56311 User’s Manual, Rev. 2
Freescale Semiconductor
7-11
相关PDF资料
DSPAUDIOEVMMB1E BOARD MOTHER DSP563XX
DSPIC30F2010 DEVELOPMENT KIT KIT DEV EMBEDDED C
DSTRM-KT-0181A DSTREAM DEBUG AND TRACE UNIT
DSUT1CSU SURGE SUPPR NETWORK W/GROUND
DTEL2 SURGE SUPPRESSOR PHONE RJ11/RJ45
DV003001 PROGRAMMER PICSTART PLUS 16C/17C
DV164035 MPLAB ICD3 IN-CIRC DEBUGGER
DV164039 KIT DEV PIC24FJ256DA210
相关代理商/技术参数
DSP56311EVMIG_D 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311EVMIG DSP56311EVM Sample Code
DSP56311EVMUM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Evaluation Module Hardware Reference Manual
DSP56311FACT 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Higher performance programmable DSP for demanding voice and data applications
DSP56311UM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 24-Bit Digital Signal Processor Users Manual
DSP56311UMAD 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Users Manual Addendum
DSP56311VF150 功能描述:数字信号处理器和控制器 - DSP, DSC 150Mhz/300MMACS 150Mhz EFCOP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150B1 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150R2 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT